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reprinted .in Selected Pupers in Digital Signal Processing II, IEEE Press, pp. 475-485,1975. [5] R. E. Crochiere, "Digital ladder structures and coefficient sensitivity," IEEE Tru.wr. Audio Electroucourt., vol. AU-4, pp. 240-246, Oct. 1972 CMOS ternary logic circuits can be found in [l]-[4] . This paper presents the study of a new ternary circuit, namely, a ternary Schmitt trigger. A ternary Schmitt trigger is expected to be a useful functional block in ternary signal processing. An example of such an application is a ternary line receiver which has to be used to shape ternary signals, received over a line, into proper ternary logic levels. The transfer characteristic that is required of a ternary Schmitt trigger (inverting type) is shown in Fig. 1 . It is seen that this characteristic has two hysteresis loops, one bounded by the two threshold voltages Vi and Vt' and the second bounded by the threshold voltages V, and Vi. Such a transfer characteristic can probably be realized using two separate binary Schmitt triggers and combining their outputs suitably to obtain a ternary output. However, this paper describes a simpler and a more elegant circuit for realizing this function. This circuit uses only six devices and also offers a high degree of design flexibility.
DESCRIPTION OF THE CIRCUIT
This Schmitt trigger circuit is based on the lambda diode, which is a voltage-controlled two-terminal negative resistance device made up of a pair of complementary depletion type FET's. Fig. 2(a) shows the circuit schematic of a MOS lambda diode (A similar lambda diode can be realized using two complementary junction FET's.) Its operation is briefly as follows. When a voltage V is applied across the diode, the current through the device increases until V nearly equals the cutoff voltage of either of the FET's. The current is then at its peak value, IP and the corresponding voltage level is called the peak voltage, VP. If V is increased further, the current decreases until V' equals the sum of the cut off voltages of the two FET's. Beyond this valley voltage Vc, both the FET's are turned off, and the current through the diode consists only of the leakage current. The characteristics of a lambda diode have been studied extensively [5]- [7] . In the present application, the structure of the lambda diode is altered slightly by disconnecting the gate of one of the two transistors and using it as an independent control terminal, as shown in Fig.  2(b) . The modified structure may be termed a lambda transistor 009%4094/85/0700-0732$01.00 01985 IEEE .This lambda transistor is simpler than one proposed earlier [5] which used three FET's.) The structure shown in Fig. 2 (b) may be -alled an n-type lambda transistor. A p-type lambda transistor :an be obtained by using the gate of Q, as the control terminal. The lambda transistor shown in Fig. 2 (b) has been simulated on a computer using the SPICE 2G program and its V-Z characteristics obtained for various values of V,. Some typical computed characteristics are shown in Fig. 3 . In this simulation the threshold voltages of Q1 and Qs were assigned values of 2 and 4 V, respectively. Other device parameters used in the simulation are " ted in Appendix A. It is seen from Fig. 3 that by varying Vc, the V-Z characteristics can be altered significantly. The peak current Z,, the peak voltage V,, and the valley voltage Vc are all functions of I$. It is seen that as V, is decreased, V,, Zp, and Vc all decrease. In fact, below a certain value of V,, the enhancement device Qz is cut off and consequently the V-Z characteristic of the lambda transistor disappears. The parameters V, and Z, can be expressed in terms of the device parameters by empirical relations which are given in Appendix B. The valley voltage Vc can be expressed as follows [7]: v,=v,-v,,+v,,. (1) The feature of being able to alter the I/-Z characteristics of the lambda transistor by varying V, has been exploited here to conceive of a ternary Schmitt trigger which is described in detail below.
The circuit schematic of the proposed Schmitt trigger is shown in Fig. 4 . It comprises an n-type lambda transistor (Q, -Qz), a p-type lambda transistor (Qs -Q4) and two equal resistors R, and R,. During this discussion, the lambda transistor Q, -Qz and the resistor parallel to it will be designated as one single device D,, whereas the other lambda transistor with its resistor will be designated as 4. The behavior of this structure can be analysed by considering D, as the active stage and D2 as the load stage and superimposing the V-Z characteristics of the two devices over one another. If the input voltage V,, is varied, it affects the V-Z characteristics of both D, and D2 and consequently affects the operating point of the composite structure. The composite structure normally has three stable states of operation. By altering the V-Z characteristics through the variation of I/rN, transitions of the structure from one stable state to another may be achieved.
To describe the operation of the circuit, we assume that initially the input voltage V,, is zero. Consequently the lambda transistor Q, -Qz is totally cut off and the V-Z characteristic of D, is essentially that of the resistor R,, as shown in Fig. 5(a) . The intersect is the operating point of the circuit. The output voltage V,,, in this state is close to VDr, and corresponds to logic "2". If now V,, is increased, the Y-Z characteristic of D2 moves downwards, whereas the V-Z characteristic of D, initially con-1 tinues to be that of R,. When V,, reaches a certain value Vi the intersection point "C" disappears (as seen in Fig. 5(a) ). Consequently the circuit makes a transition to the next possible stable operating point "B". The output voltage VoUT in this state is equal to V,,o/2 and thus corresponds to logic "1". If V,, is increased further, the downward shift of the I/-Z characteristic of D2 continues further, whereas the I/-Z characteristic of D, starts shifting upwards. When V,, reaches a value Vs, the intersection point 'B' also disappears (as in Fig. 5(b) ). It may be realised that this occurs when the valley voltage of the lambda transistor Q, -Q, becomes equal to Vn,/2. The circuit now makes a transition to the only available stable state "A". The output voltage V,,, in this state is close to zero and thus corresponds to logic "0". IF V,, is now decreased, a sequence of events very similar to the one described above takes place, but with the roles of D, and D2 interchanged. When VI, is lowered to a value Vi, the intersection at "A" vanishes (as shown in Fig. 5(c) ) and the circuit switches to state "B". When VI, reaches a still lower value Vi, the intersection at "B" also vanishes (as shown in Fig. 5(d) ), thus forcing the circuit to switch to state "C".
It is evident from the above discussion that in both the transitions, between states "A" and "B" and states "B" and "C", hysteresis is involved. Thus the circuit satisfies the requirements of a ternary Schmitt trigger. A ternary Schmitt trigger of this type has been simulated extensively using the SPICE 2G program. Fig. 6 shows a typical simulated transfer characteristic. The important parameters used in this simulation are (1) 
DESIGN CONSIDERATIONS
In this section we discuss how the four threshold voltages governing the operation of the Schmitt trigger can be controlled.
As stated earlier, the threshold voltage V, occurs when the valley voltage of the lambda transistor Q, -Qz becomes equal to VDD/2. Thus using (3), the expression for V, can be written as v,=vJj',,/2+v*,-VT,.
It is seen from (4) that V2 is a function of the threshold voltages of Q, and Qz and is practically independent of the other circuit parameters. In a similar way, the expression for V{ can be written as 6 = vDD/2+ vT3 + IvT4i*
It is clear from the above discussion that the threshold voltages Vz and V/ can be set by adjusting the threshold voltages of the transistors. For best results, VT, and 1 VT4 1 must be made small, so that the output voltage levels in the states "A" and "C" are close to zero and VDD, respectively. (It is evident from (B-2) in Appendix B that the peak voltage of the lambda transistor Q, -Qz is always smaller than Vri. Similarly the peak voltage of the lambda transistor Q, -Q4 would always be larger than V DD -IV,,o. Having thus fixed VT1 and VT4, Vi and V2 can be set by adjusting VT, and VT3, respectively. It is evident from the above discussion that the four threshold voltages governing the operation of the Schmitt trigger can be set The dependence of the threshold voltages on the value of R, and R, has also been studied. When the value of R, and R, was increased (decreased) from 65 to 75 k0 (55 kfi), with the other parameter unchanged, V, was found to increase (decrease) by about 0.4 V whereas I$' decreased (increased) by about 0.4 V. This dependence is to be expected, because variations in the value of R, and R, result in vertical shifts in the V-Z characteristics of D, and D2. On the other hand it was found that as long as R, and R, are equal, the other two threshold voltages V{ and V, are virtually independent of the value of R, and R,.
This ternary Schmitt trigger can be integrated using CMOS technology. The threshold voltages of the transistors can be set to the desired values using ion-implantation, which enables the realisation of both enhancement and depletion MOS transistors with precisely controlled threshold voltages [8] , [9] . The resistors can be formed with polysilicon [lo]- [12] . Again, the values of the resistors can be adjusted using ion-implantation
[ll], [12] . By using double polysilicon technology, the resistors can be formed over the transistors [lo]-[12] , thus resulting in a saving in chip area. Alternatively, an all-MOS realization can be obtained by using two MOS transistors to perform the function of the resistors. (It is well known that an MOS transistor with its drain and gate terminals shorted together, closely simulates a resistor.) CONCLUSION A new ternary circuit, namely, a ternary Schmitt trigger has been described in this paper. This circuit is based on the lambda transistor, which is obtained by modifying the structure of the well-known lambda diode. The circuit has been simulated extensively using the SPICE 2G program. The circuit offers a high degree of design flexibility. It can be integrated using CMOS technology. The ternary Schmitt trigger is expected to be a useful functional block in ternary signal processing. It may also find application in binary transmission systems which employ pseudoternary coding. 2) Channel length modulation factor X equal to 0.01 V-' for all four transistors.
3) Body effect factor y equal to 0.2 V1/* for all four transistors.
APPENDIX B
The peak current Zp and the peak voltage VP of a lambda diode are given by the following empirical relations: where Z,, (max) and Z,(max) are the maximum currents carried by the n-channel and the p-channel transistors respectively. Z, (max) and ZP(max) are directly proportional to the conductance constants of the transistors. VTn and V,, are the threshold voltages of the n-channel and p-channel transistors, respectively.
